The purpose of this paper is to describe the architecture of the Event Handler II, a fast, programmable data acquisition interface which is linked to and through CAMAC. The special features of this interface make it a powerful tool in implementing data acquisition systems for experiments in nuclear physics.
Nuclear physics style ADCs, TDCs, and like equipment in CAMAC are now appearing, but a module which might act as the brains of a general, but fast, data acquisiton interface has not really appeared. The ubiquitous micro-processor (UP) provides a locally smart crate, able to go through the appropriate motions for the desired data acquisition, able in fact to handle easily a portion of data acquisition. Unfortunately the current CAMAC based UP systems lack the necessary speed to handle the high rates and burst character of the data acquisition of many of the currently significant types of experiments in nuclear physics. Something at least an order of magnitude faster than the current UP systems is urgently required, though it will require only a small fraction of the processing capability of the pP.
Generally, high-rate multiparameter experiments scatter relevant information into a few of many detectors. A pressing need is to have a system which can rapidly (less than 10 psec) decide if the current event is of possible interest and, if not, to restore the system immediately for further data acquisition. If the event is to be accepted, the system must be able to transmit "relevant" information at rates greater than 200 kHz (<5 psec/word); "irrelevant" information could be ignored, i.e., not transmitted. Notice It made sense to divide the EH into two components, a processor and an auxiliary controller (Aux), as shown in Figure 1 . The processor is physically independent of CAMAC; a data and logic bus connects it to the Aux. The Aux can be accessed by the crate as a slave module. It will respond with a true Q only if the EH is disabled; then the following functions are implemented: 
The Processor
The processor is inactive if the EH is disabled; this requires both that the front-panel enable switch is off and also that the enable latch has been reset in the Aux. When the processor is inactive, its memory and address may be accessed through the Aux. When the EH is enabled, the processor, after a 410 psec delay, begins to execute its program starting at the last address specified.
The processor works on a pipeline scheme whereby the current instruction is clocked into a pipeline register for decoding and implementation while the address logic is fetching the next instruction. The processor is driven by a 10 MHz clock and has a 24 bit wide random access memory.
The beginning of a cycle clocks the memory into the pipeline register and at the same time There are two additional controls, PAUSE and HALT, which are recognized by the processor. HALT indicates that the downstream control computer is through; it will accept no more data. PAUSE is an indication that processing should terminate as soon as possible--usually at the end of the current cycle. Generally the control computer will indicate PAUSE, wait a bit for everything to clear out, and then indicate HALT. The control computer can set PAUSE and/or HALT through the AUX or through the FIFO. PAUSE is, in addition, generated by the FIFO when it is 3/4 full (for example) or by the experimenter through the FP input when he wishes to shut off the data acquisition front end.
The Processor Instructions
General Op-Code Operation
The following general operations were incorporated into the processor. They fit comfortably into the architecture of the processor while permitting a fair degree of flexibility and power in the data acquisition configuration.
1) NOP --this no-operation instruction uses one timing cycle; the next instruction is then executed.
2) DELAY --the delay instruction has a duration of one timing cycle plus up to 4095 0.1-psec time intervals. This is used to specify the duration of an output pulse or to wait for a device to complete its task.
3) JUMP, JSUB, RETURN --unconditional jump to a specified address. The address may be specified in the pipeline register (normal JUMP) or may be fetched from a four-deep stack (RETURN). The current location may be stored in the stack (JSUB).
4) LOAD --this instruction loads the A through D registers with the contents of the AUX I/O register. It can also set a 6 bit output register which drives the 6 front panel outputs shown in Figure 1 . less than this conversion time so that the frontend dead time will not be dominated by the speed of the Event Handler. Table I compares the sparse-data scan times for 96 detectors for the three main modes available to the EH when 100%, 30%, and 0% of the detectors are significant. When one ADC per bit is transmitted, the SKIP and JUMP modes are equally fast when about 29% of the ADCs are significant. For two ADCs, equal speed occurs when about 63% of the ADCs are significant. The Q-scan technique has not been especially optimized in the EH and, consequently, does more poorly than it might; but, in any case, the Q-scan technique must be inherently slower since it relies on a CAMAC data-way transaction to make its decision of relevance.
For scans of very sparse data involving many parameters the JUMP-mode is clearly superior and very powerful. For smaller numbers of parameters the SKIP-mode will often be found to be superior. Even though special attention has been given in this paper to the problem of sparse data scans, it is clear that the overall features of the Event Handler satisfy nicely a current need for a general, fast , data acqui si ti on equi pment. Thi s CAMAC based programmable interface is much faster than CAMAC pP systems and is much better suited for a wide variety of experiments in nuclear physics. Because it is programmable and already linked to CAMAC, it is much more adaptable and versatile than hard-wired logic for event managing, particularly if event managing includes the manipulation of CAMAC modules. Because it is essentially totally independent of the host computer, the EH can be immediately implemented into any system which supports CAMAC. Such a device must be a major part of most complex multiparameter nuclear physics experiments.
